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AWARDS ABSTRACT
This invention relates to timing circuits for .detonating a projectile
a pre-set time after it has been launched, and more particularly to timing
systems for training devices used to simulate mortar fire. No simulated
mortar devices are available which have adequate safeguards against delayed
detonation or are self-checking. Available devices require destructive
testing of the device by actual detonation which does not account for
individual variations and is wasteful.
The timing control system for detonating a projectile in accordance
with the invention contains special circuitry to assure that the projectile
does not overshoot, but rather detonates early in case of an improper
condition; this ensures that ground personnel will not be harmed by a
delayed detonation. The system responds to an externally applied frequency
control code which is configured to avoid any confusion between different
control modes. A premature detonation routine is entered in case an
improper time-setting signal is entered, or if the projectile is launched
before completion of the time-setting sequence. Special provisions are
also made for very early launch situations and improper detonator
connections. An alternate abort mode is provided to discharge the internal
power supply without a detonation in a manner that can be externally
monitored, thereby providing a mechanism for non-destructive testing. The
abort mode also accelerates the timing function for rapid testing. A block
diagram of the timing system is provided in FIG. 4. The circuitry consists
of a custom CMOS integrated circuit 24, a 150 microfarad storage capacitor
26, a 0.1 microfarad filter capacitor 46, a quartz crystal 28, a six-turn
printed circuit pickup coil 30, and a squib 32 which when actuated
actually produces the detonation. The power supply capacitor 26 is
connected through the squib 32 to provide power for a 5 microarnp current
regulator 36, which in turn powers the CMOS timing circuit 24. The current
regulator circuit 36 has a special low power design. The squib is fired
when a signal is delivered from the timing circuit over line 38 to a fire
field effect transistor (FET) 40, which closes a circuit between the squib
and the power supply capacitor. FET 40 is an N-channel device. A squib
sensing circuit 42 detects whether the squib is making proper contact on
the circuit board by sensing the voltage across the squib. If any
appreciable voltage is detected, the timing logic circuitry 24 immediately
produces a signal which causes the power capacitor 26 to be discharged.
This prevents an unintended detonation should the squib be reconnected when
the projectile impacts the ground. Discharge of the power supply
capacitor 26 in the event of an abort command or an improper squib
placement is controlled by a P-channel FET 52. The operation of discharge
transistor 52 is controlled by the digital logic 24. The transistor is
connected between the power capacitor 26 and the coil center tap 54. When
it is gated, the discharge transistor allows the power capacitor to
discharge directly through the coil. This produces a coil signal that can
be detected from the launcher (or test set-up) to verify that a discharge
has occurred. Coil 30 thus serves as both an input mechanism for
transmitting signals to the timing system, and as an output mechanism for
indicating that a discharge has occurred. The frequency control signals
for reset, abort and set-time are all applied from center tap 54 to the
logic circuitry 24.
The system thus allows for a quick and efficient input of program
information from an external source, can be quickly and non-destructively
tested, and enters an. appropriate alternate detonation mode when an
improper condition is detected.
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TIMING CONTROL!S
ORIGIN OF INVENTION
The invention described herein was made in the perform-
ance of work under a NASA contract, and is subject to the
provisions of Public Law 96-517 (35 USC 202) in which the
5 Contractor has elected not to retain title.
BACKGROUND OF THE INVENTION
Field of the Invention
This invention relates to timing circuits, and more
10 particularly to timing systems for training devices used to
simulate mortar fire.
Description of the Related Art
Simulated mortar fire is employed in war games and other
15 training exercises to provide a more realistic combat situa-
tion. The devices are fired from a launcher which operates by
compressed air and calculates the desired trajectory and delay
period until detonation, so that simulated explosions occur in
the air over the trainees. The detonation produces a visual
20 flash, an audible blast and smoke.
Detonation timers for other types of projectiles have
typically been concerned with avoiding premature detonations
to be sure the devices do not explode while still in the
launcher. With simulated mortar fire, the problem has been
25 found to be exactly the opposite. Whereas the launchers
employed can typically withstand the force of a simulated
mortar explosion, any unforeseen delay in the detonation can
result in the projectile over-shooting its intended location
and either exploding dangerously close to ground personnel, or
30 actually striking someone.
No simulated mortar devices are available which have
adequate safeguards against delayed detonation, or are self-
checking. Detonation timing systems designed for other appli-
cations, such as that disclosed in Patent No. 4,644,864 to
35 Komorowski et al., do not satisfy the needs of simulated
mortar fire. Komorowski. et al. is designed primarily for
detonating a chaff-dispensing projectile for use in radar
decoy operations. It employs a variable timing mechanism
within the projectile that is inductively coupled with a
control means in the launcher. A train of tone-burst modu-
lated pulses are transmitted over the inductive coupling to
5 the projectile, where the pulses are used to charge up a power
storage capacitor. The pulses also set a counter in the
projectile to the desired time delay between launching the
projectile and its detonation to dispense the radar decoy
chaff. The counter commences a counting-out operation at a
10 predetermined rate in response to the projectile being
launched, at the end of which operation the capacitor is
discharged to initiate the detonation.
In addition to the requirements of having an accurate
time setting device and avoiding the overshoot which results
15 from too long a delay period before detonation, it would be
, very desirable to have a non-destructive technique for testing
the operation of the timing system. At present, testing is
accomplished by actually detonating a sampling of a production
run, and projecting the results onto the entire run. This of
20 course does not take individual variances into account, and is
also wasteful.
In addition to accurate timing and a non-destructive test
capability, the cost and size of simulated mortar projectiles
should be as small as possible, with accompanying low power
25 requirements.
SUMMARY OF THE INVENTION
In view of the above problems, an object of the present
invention is the provision of a novel and improved time delay
30 system which can easily be programmed to any one of a variety
of different delay times, and which includes safeguards
against overshoot and improper settings.
Another object is the provision of such a system with a
novel coding arrangement that permits the rapid input of
35 program information with a high degree of accuracy and secur-
ity.
Still another object is the provision of such a system
with an alternate abort mode that locks out a detonation and
can be used for rapid non-destructive testing of the device.
It is also an object of the invention to provide a timing
system that is uniquely suited to simulated mortar fire, and
which is low cost and has low power requirements.
These and other objects are accomplished with a timing
5 control system which is responsive to the control frequency of
an input signal within a predetermined time-setting frequency
range to set a desired delay time for actuating a device. The
timing circuitry is initially reset by the application of a
reset signal within a frequency range that is segregated from
10 the time-setting input frequency; by making the reset frequen-
cy range higher than the time-setting range, reset input
signals cannot be mistaken for time-setting signals during the
initial period when the circuit's clock oscillator is powering
up. The termination of an initial reset signal triggers a
15 delayed sampling of the input signal to determine the subse-
quent time-setting frequency. The timer begins to timeout
toward an actuation when the input signal is terminated.
However, actuation is inhibited if the input signal terminates
less than a predetermined delay period after the end of a
20 reset signal.
The timing system also has an abort mode that diverts the
output of a power supply away from an actuation, and instead
discharges the power supply through an input/output inductive
winding so that the discharge can be externally sensed. The
25 abort mode is preferably entered in response to an input
control signal within a frequency range that is different from
the reset and time-setting frequency ranges, and preferably
requires the abort signal to last for at least a predetermined
period of time corresponding to a plural number of successive
30 samples. The abort mode is particularly useful for non-de-
structive testing. It causes the system's power supply
capacitor to discharge back through the input communications
coil, thereby permitting the operation of the system to be
monitored externally. It accelerates the operation of the
35 timer control circuit, permitting testing to be completed
considerably faster than in actual field use.
When used to control the detonation of a projectile, the
system tests for and responds to various discrepancies by
causing a detonation after a delay period which is less than
the lowest settable time delay. This causes the projectile to
detonate early when it is generally harmless, rather than to
overshoot and risk injury to personnel on the ground from
impact or delayed detonation. The conditions that lead to
5 this early detonation are a delay set-time which exceeds or is
less than the permissible set-time limits, and an early launch
indicated by an insufficient interval for the time set input
following a reset. For a sensed very early launch condition,
the power supply capacitor is discharged after a relatively
10 long delay period. The system is not given a premature deton-
ation as in the other discrepancy conditions because the very
early launch indicator may represent a faulty clock oscillator
which cannot be relied upon to set any detonation period.
The system thus allows for a quick and efficient input of
15 program information from an external source, can be quickly
and non-destructively tested, and enters an appropriate alter-
nate detonation mode when an improper condition is detected.
These and other features and objects of the invention will be
apparent to those skilled in the art from the following de-
20 tailed description of a preferred embodiment, taken together
with the accompanying drawings, in which:
DESCRIPTION OF THE DRAWINGS
FIG. 1 is a bar chart indicating the various input con-
25 trol frequency ranges for a preferred embodiment of the inven-
tion ;
FIG. 2 is a bar graph representing a reset/abort input
control code pattern;
FIG. 3 is a series of signal traces illustrating the set-
30 time signal sampling which occurs after a reset signal;
FIG. 4 is a block diagram of the discrete system elements
which are interconnected with an integrated circuit control
chip in the preferred embodiment;
FIG. 5 is a table of various operating conditions and
35 non-destructive test options and the results thereof;
FIGs. 6, 7 and 8 are schematic diagrams of the reset,
abort and launch detection circuitry, of the timer and timer
control circuitry, and of the detonation and discharge cir-
cuitry, respectively;
FIG. 9 is a plan view showing a layout of the various
system elements within a projectile;
5 FIG. 10 is a schematic diagram of interface communica-
tions circuitry used with the preferred embodiment;
FIG. 11 is a schematic diagram of a preferred oscillator
circuit; and
FIG. 12 is a schematic diagram of a preferred current
10 regulator power source for the system circuitry.
DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT
The present detonator timing system employs a unique
frequency-based code for setting the time for an actuation to
15 occur, for initially resetting the system, and for entering an
abort mode for non-destructive testing of the system. Al-
though it may have numerous applications, the preferred em-
bodiment will be described with reference to a detonation
control system for a projectile such as a simulated mortar
20 shell.
A preferred code frequency spectrum is illustrated in
FIG. 1; although nominal specific frequencies are given, these
are generally arbitrary and not limiting. A midband frequency
range 2 from 32.8KHz to 98.3KHz is reserved for setting a
25 timer that controls the delay period until detonation. The
programmed delay period is inverse to the input frequency,
with 32.8KHz corresponding to a delay period of 24 seconds and
98.3KHz to a delay period of 8 seconds. As explained further
below, the time delay is programmed into the timing system by
30 application of a valid frequency for at least 0.26 seconds
after the system has been reset. Launching the projectile
initiates the timeout to detonation.
The frequency range of 115KHz and above is reserved as a
reset range 4. An input control frequency within this range
35 resets all of the internal counters and flip-flops within the
timing system. Although somewhat lower frequencies might also
be detected as a reset signal on some occasions depending upon
the relative phasing between the input frequency and the
crystal oscillator employed in the timing system, and their
relative jitter, the frequency deadband between the nominal
set-time and reset ranges assures that the highest valid set-
time frequency (98.3KHz) will not be detected as a reset
signal.
5 During power-up the system's crystal oscillator may start
momentarily at a frequency lower than its resonant frequency
of 32.768KHz. Since the reset function is detected by a
comparison of the input frequency with the internal oscillator
frequency, the actual control frequency that will cause reset
10 will therefore be lower while the crystal is achieving stabil-
ity. However, any frequency above 115KHz will always be
interpreted as reset no matter how slow the oscillator is
operating.
The nominal frequency range of 16KHz-24KHz is reserved
15 for an abort function 6. An abort input is delivered for
testing purposes, and causes a storage capacitor in the timing
system to harmlessly discharge rather than detonate the dev-
ice. The capacitor discharge can be externally sensed, there-
by permitting the operation of the system to be externally
20 monitored. Since the same type of jitter considerations apply
as for reset, the actual range of frequencies, that will be
detected as abort will be broader by some unspecified amount.
The launcher should preferably apply 20KHz (±10%) for 5 milli-
seconds to guarantee safety during power failure, but the
25 actual range of abort frequencies is greater than ±20%. The
abort condition is latched, and the only frequency that can
unlatch it is reset. If abort comes up set on power-up, it
will be overridden by the reset frequency as the oscillator
starts. The lowest frequency that can set a valid time delay
30 (24 seconds) is 32.768KHz, which is well above the abort
range. As explained further below, the operation of the
timing system is accelerated during abort, preferably by a
factor of 64, so that testing can be done without having to
wait for the full delay periods used in the field.
35 Detected input frequencies in the deadband 8 between the
set-time and reset ranges, and the deadband 10 between the
set-time and abort ranges, respectively, are treated as inval-
id inputs. The timing system responds to these frequencies by
entering a shorter detonation delay sequence that causes the
projectile to detonate in 4 seconds. This is considerably
less than the minimum set-time period of 8 seconds, and
assures that the projectile will detonate before it has an
opportunity to overshoot and cause damage.
5 The timing system employs two separate sampling periods.
The first of these is used to detect the control codes RESET
and ABORT, and is illustrated in FIG. 2. Code sample windows
12 are 488 microseconds wide, and are repeated at a nominal
1KHz (actually 1.024KHz) rate to produce sample cycles 976
10 microseconds wide. The ABORT input requires a frequency
between 16KHz and 24KHZ during four consecutive code sample
windows. ABORT can be applied either before, during or after
the set-time frequency input.
The second sampling period is used for setting the time
15 delay. This period begins immediately after the end of the
reset period, and is illustrated in FIG. 3. A 10 millisecond
margin is added to the 0.25 second set-time frequency duration
to establish a 0.26 second total period. Immediately after
the end of the RESET signal 14, the timing circuity produces
20 2Hz, 4Hz and 8Hz pulses 16, 18 and 20, respectively. The
input set-time frequency is sampled during the 62.5 milli-
second window 22 at the end of the set-time period when the
4Hz. and 8Hz pulses coincide. The set-time frequency is gated
into the timer during sample window 22 to pre-load the set-
25 time. The SETTING and 4HzD1.5 signals shown in FIG. 3 are
discussed below.
A valid launch can occur any time after the end of the
set-time sampling period. Launch is detected as any input
frequency lower than the 16KHz-24KHz ABORT range, and is
30 updated at a 1.024KHz sampling rate. As soon as the launch
condition is detected, the normal timeout sequence is started
unless an abnormal condition has been detected. The maximum
time after the frequency pulses end until the timeout actually
starts is 1.5 milliseconds. The entire operation of the
35 timing system must be started over again if either the ABORT
or RESET condition is detected.
A block diagram of the timing system is provided in FIG.
4. The circuitry consists of a custom CMOS integrated circuit
23, a 150 microfarad storage capacitor 26, a 0.1 microfarad
8filter capacitor 46, a 32.768KHz quartz crystal 28, a six-turn
printed circuit pickup coil 30 (preferably 1.625 in. in dia-
meter) , and a squib 32 which when actuated actually produces
the detonation. In addition to the digital logic on the 1C
5 chip, most of the discrete components are also integrated onto
the chip to reduce costs and increase reliability. The only
component that to date has not been successfully integrated is
a 100 Megohm crystal oscillator bias resistor 34 due to its
extremely high impedance.
10 The power supply capacitor 26 is connected through the
squib 32 to provide power for a 5 microamp current regulator
36, which in turn powers the CMOS timing circuit 24. The
current regulator circuit 36 has a special low power design
discussed later. The squib is fired when a signal is del-
15 ivered from the timing circuit over line 38 to a fire field
effect transistor (FET) 40, which closes a circuit between the
squib and the power supply capacitor. FET 40 is a 1 ohm N-
channel device.
A squib sensing circuit 42 detects whether the squib is
20 making proper contact on the circuit board by sensing the
voltage across the squib. This voltage is normally almost
zero because of the squib's very low resistance. If any
appreciable voltage is detected, indicating that the squib is
not properly connected, the timing logic circuitry 24 immedi-
25 ately produces a signal which causes the power capacitor 26 to
be discharged. This prevents an unintended detonation should
the squib be reconnected when the projectile impacts the
ground.
The power supply capacitor 26 is initially charged by a
30 charging signal inductively applied from the launcher to the
input coil 30, which in turn transmits the charging signal
through a diode 44 to the capacitor. The charging energy
preferably comes from a fly-back transformer technique in the
launcher that starts with a wide (about 2.5 microseconds)
35 negative pulse of low amplitude (-1 volt on the secondary) and
ends with a narrow (400 nanosecond) positive pulse of much
higher- amplitude (+8 volts on the secondary). The repetition
rate is between 20 and 115KHz. The desired energy is in the
positive pulses, but the negative pulses are required due to
the fly-back technique which generates pulses of high enough
voltage (150 volts on the primary) to couple across the in-
efficient path from the launcher (primary) coil to the projec-
tile (secondary) coil 30. A 0.1 microfarad filter capacitor
5 46 is connected in series with a 2K resistor 48 and a diode 50
between a center tap of coil 30 and the opposite side of power
supply capacitor 26. The resistor 48 limits the filter capa-
citor's rate of rise to avoid latch-up problems.
Discharge of the power capacitor 26 in the event of an
10 abort command or an improper squib placement is controlled by
a 100 ohm P-channel FET 52. The operation of discharge tran-
sistor 52 is controlled by the digital logic 24. The transis-
tor is connected between the power capacitor 26 and the coil
center tap 54. When it is gated, the discharge transistor
15 allows the power capacitor to discharge directly through the
coil. This produces a coil signal that can be detected from
the launcher (or test set-up) to verify that a discharge has
occurred. Coil 30 thus serves as both an input mechanism for
transmitting signals to the timing system, and as an output
20 mechanism for indicating that a discharge has occurred. The
frequency control signals for reset, abort and set-time are
all applied from center tap 54 to the logic circuitry 24.
FIG. 5 is a table illustrating the programming and opera-
tion of the timing system for various detonation and abort
25 sequences. Fifteen different sets of inputs are shown. In
all but the last set of inputs, each is initiated with the
application of a proper reset frequency for 500 milliseconds.
The input on line 1 illustrates the normal operation of the
system for the longest permissible set-time of 24 seconds. A
30 set-time frequency of slightly greater than 32.768KHz is
applied for 260 milliseconds. Since this is within the per-
missible set-time frequency range, it results in a detonation
after the desired delay period of 24 seconds. Input number 2
represents the same conditions, but with the addition of an
35 abort control input for 10 milliseconds. This causes the
system to enter the abort mode and accelerate by a factor of
64. Accordingly, the power capacitor discharges into the
10
input/output coil after 375 milliseconds (24 seconds divided
by 64), rather than firing the squib.
In line 3 a set-time frequency less than 32.768KHz is
applied. Since this is below the permissible set-time fre-
5 quency range, the timing system enters its alternate timeout
mode for improper settings and causes a detonation in 4 sec-
onds. The non-destructive test for this operation is illu-
strated in line 4, in which an abort input is applied to
produce a power capacitor discharge in 62.5 milliseconds (4
10 seconds divided by 64).
In line 5 a proper mid-range set-time frequency of
65.536KHz is applied, resulting in a detonation delay period
of 16 seconds. Test verification is provided on line 6 with
an abort input that produces a capacitor discharge in 250
15 milliseconds. A minimum 8 second detonation delay resulting
from a set-time frequency slightly less than 98.304KHz is
shown on line 7, with its test verification on line 8.
On line 9 a set-time frequency slightly greater than the
98.304KHz maximum is applied, resulting in a detonation in 4
20 seconds. Test verification through the abort sequence is
shown on line 10.
It is also desired that the projectile be detonated
quickly if is it launched before the set-time input has been
completed, thereby eliminating any chance of an overshoot.
25 This early launch condition is illustrated on line 11, in
which the set-time frequency has been applied for somewhat
more than 125 milliseconds but less than the full 260 milli-
second period. As in the case of an improper set-time fre-
quency, detonation is produced in 4 seconds.
30 An abort test in which no set-time frequency is applied,
but rather an abort frequency is continued into the set-time
period, is shown on line 12. The result is a discharge in
62.5 milliseconds, the same as for any other aborted improper
set-time frequency.
35 Line 13 illustrates the "very early launch" mode which is
defined as a launch that occurs within the first 125 milli-
seconds after the end of a reset signal. This represents a
special case, since if it occurs in an actual launcher in the
field it is most likely due to a crystal that takes too long
11
to start oscillating at the correct frequency, and therefore
accurate timing is not possible. In this event it is not
considered desirable to ever attempt to fire the squib, since
there is no way to predict or control the timing. Therefore,
5 the circuitry will guarantee a dud by causing an abort-type
discharge of the power capacitor 32 seconds after launch. If
the storage capacitor cannot maintain its charge for this
length of time, the discharge will not occur. The conditions
on line 13 can thus be used to determine whether the capacitor
• 10 can hold its charge for 32 seconds.
The abort conditions on line 14 are similar to those of
line 12, with no set-time frequency applied but with the abort
frequency extending into the set-time period. On line 14,
however, the abort frequency ends in less than 125 milli-
15 seconds, rather than extending beyond 125 milliseconds as on
line 12. This simulates a "very early launch", and produces a
discharge after 0.5 seconds (32 seconds divided by 64).
!
 Line 15 represents a final package test that must be
performed in an explosion-safe environment and is designed to
20 test the mechanically sensitive parts of the system (the
crystal, squib and capacitor contacts). The test involves
applying the reset frequency for about 200 milliseconds,
followed by an abort frequency for 130 milliseconds, and then
measuring the time to discharge which can be one of three
25 values. If everything is working correctly, the discharge
will occur 62.5 milliseconds after launch, since the sequence
is an aborted early-launch, improper set-time condition. If
; the crystal oscillator is defective in some way and results in
the frequency taking too long to stabilize, then the sequence
• 30 will look like an aborted "very early launch", and will cause
j discharge 500 milliseconds after launch. If the squib is not
I making contact, then the squib sensing circuit will cause
discharge within 30 milliseconds of launch. If the capacitor
or other circuitry has failed in some gross way, no discharge
35 will be detected and the part should be rejected. There are
other failure modes that can result in an explosion occurring
either on application of the charging pulses or any time
thereafter if a discharge condition is not detected; there-
12
fore, the testing facility must provide some way of destroying
or containing such failed parts.
A wide variety of non-destructive tests are thus possible
with the novel timing system. The abort mode makes it possi-
5 ble to test for various types of improper inputs, and can also
be used to determine the actual operating frequency ranges of
the device being tested. For example, by testing with a range
of frequencies slightly above and below the limits of the
nominal permissible set-time frequency range, the actual set-
10 time range for the device being tested can be accurately
determined.
Details of the system circuitry will now be described.
FIG. 6 shows the chip circuitry used to detect reset, abort
and launch inputs. The control signal from the input coil is
15 applied to a frequency input terminal 56, and from there
through a schmitt trigger circuit 58 and inverter 60 to the
reset detect circuit enclosed in dashed lines 62. The fre-
quency input signal is applied to a six stage counter 64, from
which outputs are taken representing the total number of input
20 pulses divided by 16, 32 and 64, respectively. These three
outputs are supplied to a NAND gate 66, which in turn operates
a flip-flop 68 supplied with a nominal 1KHz (1.024KHz) signal.
A similar nominal 1KHz (actually 1.024KHz) signal periodically
resets counter 64 to establish the 976 microsecond sample
25 cycles referred to in connection with FIG. 2.
The output of flip-flop 68 is applied to a NOR gate 70,
which receives an unused input from the voltage supply VDD
through schmitt trigger circuit 72. The output of NOR circuit
70 indicates the negation of either a reset signal or a power
30 on condition; this signal is inverted by inverter 74 to indi-
cate the presence of a reset signal. Any time the number of
counts by counter 64 during a code sample window reaches 56, a
reset signal is produced at the output of inverter 74. The
lowest input frequency corresponding to this count is
35 56x2.048=115KHz, which provides some tolerance for the nominal
115KHz reset frequency. The FOR output of inverter 74 in FIG.
6 refers to "power on reset".
The circuitry for detecting an abort signal is enclosed
within dashed line 76. It consists of a series of four flip-
13
flops 78, 80, 82 and 84 interconnected as shown. The first
flip-flop 78 receives over line 86 the input signal divided by
4, which signal is transmitted over line 88 from counter 64
and processed through the launch detect circuit discussed
5 below. The flip-flops 78-84 are actuated in succession each
time an input signal is received within the 16KHz-24KHz abort
code range. The abort signal must be present for four succes-
sive samples to actuate all four flip-flops. This requirement
is made so that a launch will not be detected as an abort in
10 case the launch occurs between samples, and to account for the
transition at the beginning of the launch when the projectile
is leaving the breach coil. A NAND gate 88 and flip-flop 90
are interconnected at the output of flip-flop 84, with the
1KHz enable clock signal and the lack of reset signal applied
15 to flip-flop 90. When an abort input code is present for four
successive sample windows, flip-flop 90 produces a correspond-
ing output over output line 92. This abort signal sets the
timeout control circuitry, discussed below, into the abort
mode.
20 The launch detection circuitry enclosed in dashed line 94
detects any input frequency lower than the abort range as an
indication that the projectile has been launched. 16KHz thus
acts as an upper threshold for launch detection. The cir-
cuitry shown is supplied with the nominal 1KHz clock signal so
25 that the launch detection is updated on each sample at a
1.024KHz rate. The maximum time after the input frequency
pulses end until the timeout actually starts is 1.5 milli-
seconds. An output flip-flop 96 assures that reset is not
present, and produces the launch indication over output line
30 98.
Referring now to FIG. 7, a schematic diagram of the
system clock 100, timer setting and timeout control circuitry
102 and timer 104 is provided. The system clock 100 is set
from the crystal oscillator 28 shown in FIG. 4. The active
35 circuit for the crystal oscillator is a CMOS schmitt trigger
106 with the external 100 Megohm bias resistor 34. At very
low VDD supply voltages, in the order of 1 volt, schmitt
trigger 106 does not have enough bandwidth to allow the cry-
stal to define the frequency, and it oscillates at a very low
14
— frequency-;—The—output—of—the-ose-i-l-l-a-tor—has—s-ign-i-f-i-eant—s-l-ope-
on its transitions, requiring a second schmitt trigger 108 to
allow low power operation and eliminate the possibility of
extra counts being picked up by the downstream flip-flops.
5 All of the timing references are provided by the oscil-
lator frequency divided by a five-stage counter 110, which
produces the 1.024KHz reference frequency at the output of its
final stage. The only time a higher frequency is used is
after launch for an aborted condition, when all the normal
10 timer functions operate at 64 times their normal speed (16KHz
instead of 256Hz). The reset, abort and launch counters
described above operate continuously and are updated at the
1.024KHz rate.
Immediately after the reset input has terminated a nine-
15 stage counter 112, which is supplied with the nominal 1KHz
reference frequency, provides 8, 4 and 2Hz output signals.
These signals are used for the set-time frequency sample
window 22 described in connection with FIG. 3.
A 256Hz signal is developed by a two-stage counter 114 in
20 response to the nominal 1KHz reference and is supplied to a
multiplexer circuit 116, which is also supplied with a 16KHz
signal from counter 110. The simultaneous presence of abort
and launch conditions is brought into the multiplexer via NAND
gate 118, and causes a 16KHz output over multiplexer output
25 line 120 when both signals are present. Otherwise, a 256Hz
signal is produced over multiplexer output line 120 when
enabled by a launch signal applied to the counter 114 reset.
The timer section 104 consists of a fourteen-stage coun-
ter 122 which is controlled by reset input 124 to operate in
30 the absence of an input reset signal. Outputs are taken from
the counter at 12.5% of its capacity (to produce a premature
detonation in case of an improper time-setting) , at the 25%
and 50% of capacity levels, and at the 100% level to indicate
the conclusion of a timeout. The counter 122 counts up and
35 responds to a time-setting signal on line 126 from the timer
setting and timeout control circuit 102. In normal operation,
this signal is the time-setting frequency that is applied to
the projectile, and causes the counter 122 to count up by a
corresponding amount during the 62.5 milliseconds frequency
15
samp Ting wiTiclow"; AlTteT::~the~~window~rs~comp~l~eted-7the—counter-
retains its count until a launch is detected. At that point
pulses are applied to line 126 at either the 256Hz rate for a
normal timeout, or at the 16KHz rate for an accelerated abort
5 timeout.
With a time-setting frequency at the lower end of the
permissible range, in the vicinity of 32KHz, counter 122 will
initially count up only to about 25% of its capacity, while
with a higher time-setting frequency in the order of 98KHz the
10 .counter will initially count up to about 75% of capacity.
Thus, the higher the time-setting frequency, the lower will be
the unused capacity remaining in the counter. As the counter
continues to count up after launch, a low initial time-setting
frequency will therefore result in a longer timeout because of
15 the greater unused capacity, while the inverse will be true
for a high initial time-setting frequency.
The sequence of timer operation is controlled by the
circuitry in the lower right portion of the timer setting and
timeout control circuit 102. The operation of this circuitry
20 is more easily understood if FIG. 3 is also referred to.
Immediately after clock counter 112 produces a positive 2Hz
signal for the first time, the output of a NOR-gate flip-flop
128 in the timer setting circuity goes low; this output is
referred to as SETTING. It sets the detonation timer 122 at
25 whatever count has been reached at the end of the frequency
sampling window 22. An additional timing signal produced by
the circuitry is the 4Hz clock signal inverted and delayed by
1.5 milliseconds, which is referred to in the figure as
4HzD1.5; this signal is produced on output 130 of flip-flop
30 132. There is a 1.5 millisecond overlap between SETTING first
going low and the 4HZD1.5 signal; during this time the im-
proper conditions are sampled. The improper conditions are
the timer being less than 25% or more than 75% full, or launch
having already occurred. Any one of these improper conditions
35 will reset the timer 122 to zero and cause timeout to occur at
12.5% of the 32 second maximum timeout (4 seconds). The
circuitry which implements this accelerated timeout is de-
scribed later.
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If launch occurs before tKe~flrsTr~o~c'currerrc'e—of—4-Hz-going-
high, a flip-flop 134 is set which immediately ends SETTING
and causes timeout to go to 100% (32 seconds) . The presence
of either this condition or abort is sensed by a HAND gate
5 136, which produces a signal at output A causing the discharge
FET 52 rather than the fire FET 40 to be turned on at the
conclusion of timeout. As mentioned previously, the abort
condition also causes timeout to occur 64 times faster.
The frequency of the time-setting signal applied to
10 counter 122 is controlled by the circuitry in the upper left
portion of the timer setting and timeout control circuit 102.
The coincidence of a 4Hz and an 8Hz clock pulse, which cor-
responds to the 62.5 millisecond sample window 22, is sensed
by NAND gate 138, the output of which gates a NOR gate 140 to
15 pass the time-setting frequency signal received by NAND gate
142. In the absence of any improper conditions, the time-
setting signal is then passed through NOR gate 142, NOR gate
144 and inverter 146 to the timer input 126. Here it causes
the timer to count up to the desired timeout setting.
20 During the timeout sequence following launch, the 256Hz
normal or 16KHz abort control signal is passed by NAND gate
148 and NOR gate 150 to NOR gate 144. The other input to NOR
gate 144 is held low because the coincident 4Hz and 8Hz pulses
have terminated. This enables the timeout control signal to
25 be passed through NOR gate 144 and inverter 146 to control the
rate of timeout by timer 122. The 256Hz output of counter 114
is not present until launch occurs and releases the counter
reset.
The 100% output of timer 122 is applied to a NAND gate
30 158, as shown in FIG. 8, while the 12.5% timer output is
applied to one input of NAND gate 160. A flip-flop circuit
162 has two outputs, one of which 164 is applied to NAND gate
158 and indicates a normal condition, and the other of which
166 is applied to NAND gate 160 and indicates an improper
35 condition. The improper conditions to which flip-flop 162
responds are established by a series of NOR gates 168, and
include the timer 122 being either less than 25% or more than
75% full, or a launch occurring during the SETTING prior to
the end of the 4HzD1.5 signal (the early launch condition).
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Either of these conditions will cause NOR gate t69~, whose-
output is connected to the reset line 124 for timer 122, to
reset the counter. Starting from zero, the counter will thus
actuate its 12.5% output 4 seconds after launch if an improper
5 time-setting or early launch has been detected.
The outputs of NAND gates 158 and 160 are applied to
another NAND gate 170, the output of which in turn is con-
nected to a further NAND gate 172. Gate 172 also responds to
the absence of the 4HzD1.5 signal to produce an inverted
10 timeout signal over output line 174. This output is applied
to NOR gate 176 and to NAND gate 177, which together act as a
steering mechanism between the fire FET 40 and the discharge
FET 52. NOR gate 176 and NAND gate 177 receive as their other
inputs the abort signal A from NAND gate 136 in the timer
15 setting and timeout control circuitry. When timeout has been
completed, the inverted timeout input to NOR gate 176 will go
low. This will produce a signal over line 178 at the output
of NOR gate 176 that, when processed through logic circuit
block 180, fires the discharge FET 52 and causes the power
20 supply capacitor to discharge without a detonation.
The output of steering NOR gate 176 is inverted by inver-
ter 182 which, in the absence of an abort command, produces a
signal which is fed into flip-flop 184. This device then pro-
duces an output over line 186 to actuate the fire FET 40.
25 This discharges the supply capacitor into the squib, causing
it to detonate.
The squib condition is sensed by a transistor 188 which
monitors the voltage across the squib. When that voltage
exceeds a threshold level indicating that the squib is not
30 properly connected, a signal is delivered over line 190 and
through schmitt trigger 192 to a flip-flop circuit 194. This
circuit responds to a combination of an - improper squib con-
nection and a launch condition to gate the discharge transis-
tor 52 through logic circuit 180, causing the supply capacitor
35 to immediately discharge. This prevents the squib from later
detonating should it be reconnected upon impact.
FIG. 9 shows the physical layout of the circuit board
inside the projectile which supports the timing control sys-
tem. Coil 30 is printed around the periphery of the circular
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board. The board is~sTzed~to~fit~w±thTn—its-proj ecti-l-e-,—for~a-
typical simulated mortar shell, the board diameter is 1 5/8
inch. Power supply capacitor 26 is implemented as two separ-
ate parallel capacitors 26A and 26B to satisfy the limited
5 space availability. The integrated circuit chip which incor-
porates the control circuitry of FIGs. 6-8 is indicated by
reference numeral 196.
FIG. 10 shows the preferred driver circuitry in the
launcher or test set-up which is used to initially charge the
10 power supply capacitor 26, and thereafter to deliver control
and time-setting signals to the projectile timing system. It
includes a ten-turn coil 198 approximately 2.25 inches in
diameter which surrounds the projectile and its printed cir-
cuit board. Input pulses are applied along the line 200 to
15 the gate of an FET 202, which controls the flow of current
from a 24 volt positive voltage bus 204 through the parallel
circuit consisting of coil 198 and resistor 206. A zener
diode 208 is connected parallel to FET 202 to limit the volt-
age across that device and regulate the voltage to the timer
20 circuit.
A unique oscillator circuit is also employed which helps
to achieve very low power operation. Standard schmitt trigger
oscillators employ inverter buffer stages at the output of
each schmitt trigger circuit. This requires additional resis-
25 tors and capacitors, which in turn require more power and take
longer to come up to speed. In the present invention, the
schmitt trigger circuits 106 and 108 in the oscillator are
single stage schmitt triggers, without output buffers. The
simple circuitry employed by each schmitt trigger is shown in
30 FIG. 11. This is a considerable improvement over prior oscil-
lator circuits employing output buffer stages.
The power requirements are also kept low by using a
current source 36 rather than a voltage supply, such as a
battery, to supply voltage to the CMOS circuitry. A unique
35 regulator circuit is provided for the current source. Rather
than simply using a resistor in series with a voltage source,
which would waste considerable current at the beginning of the
flight to be sure that sufficient voltage is left to fire the
squib at the end of the flight, the transistor circuit of FIG.
19
12 is employed. A high impedance FET~2TO—funct-ions—as—a-
current source, drawing current through series connected FETs
212 and 214 from the squib. The FET pair 212, 214 is con-
nected across the gate-source terminals of another FET 216.
5 The P-well of N-channel FET 214 is connected to its output. By
connecting the output of FET 212 in common with the inputs to
both FETs 212 and 214, a precisely controlled voltage is
produced across the two transistors, independent of the volt-
age across the squib. The gate-source voltage of FET 216 is
10 thereby held constant, producing a constant current for power-
ing the CMOS circuitry.
A unique timing control system for detonating a project-
ile has thus been shown and described. While only one parti-
cular preferred embodiment has been discussed, it should be
15 understood that numerous variations and alternate embodiments
will occur to those skilled in the art. Accordingly, it is
intended that the invention be limited only in terms of the
appended claims.
ABSTRACT OF THE DISCLOSURE
A timing control system is disclosed which is particular-
ly useful in connection with simulated mortar shells. Special
circuitry is provided to assure that the shell does not over-
5 shoot, but rather detonates early in case of an improper
condition; this ensures that ground personnel will not be
harmed by a delayed detonation. The system responds to an
externally applied frequency control code which is configured
to avoid any confusion between different control modes. A
10 premature detonation routine is entered in case an improper
time-setting signal is entered, or if the shell is launched
before completion of the time-setting sequence. Special
provisions are also made for very early launch situations and
improper detonator connections. An alternate abort mode is
15 provided to discharge the internal power supply without a
detonation in a manner that can be externally monitored,
thereby providing a mechanism for non-destructive testing.
The abort mode also accelerates the timing function for rapid
testing.
